FPGA Implementation of H.264 CAVLC Decoder Using High-Level Synthesis

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Decoder FPGA Implementation

—The non-binary Low Density Parity Check (LDPC) codes over Galois Fields GF(q = 2) have evolved from the binary LDPC codes that are today an industry standard for channel coding. The performance of short block length codes is significantly higher for non-binary LDPC, at the cost of increased decoding complexity. The efficient decoder hardware implementation is still a challenging task. Most of...

متن کامل

FPGA Implementation of Viterbi Decoder

Convolutional encoding with Viterbi decoding is a powerful method for forward error correction. It has been widely deployed in many wireless communication systems to improve the limited capacity of the communication channels. The Viterbi algorithm, which is the most extensively employed decoding algorithm for convolutional codes. In this paper, we present a field-programmable gate array impleme...

متن کامل

FPGA Implementation of Viterbi Decoder using Trace back Architecture

Error correction is an integral part of any communication system and for this purpose, the convolution codes are widely used as forward error correction codes. For decoding of convolution codes, at the receiver end Viterbi Decoder is being employed. The parameters of Viterbi algorithm can be changed to suit a specific application. The high speed and small area are two important design parameter...

متن کامل

FPGA Based Efficient Implementation of Viterbi Decoder

It is well known that data transmissions over wireless channels are affected by attenuation, distortion, interference and noise, which affect the receiver’s ability to receive correct information. Convolutional encoding with Viterbi decoding is a powerful method for forward error detection and correction. It has been widely deployed in many wireless communication systems to improve the limited ...

متن کامل

FPGA Implementation of an AC3 Decoder

The aim of this thesis is to explore the possibility of integrating an AC3 audio decoding module into the company’s current product. Due to limited left resources on the FPGA chip in the company’s current product, the focus of this thesis is to be resource efficient. In this thesis, a system for AC3 audio decoding is designed and implemented. In order to use less logic on FPGA, PicoBlaze soft p...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Image Processing & Communications

سال: 2017

ISSN: 2300-8709

DOI: 10.1515/ipc-2017-0009